


## N-Channel Logic Level Enhancement Mode Field Effect Transistor BSS7002DW

### FEATURES

- Low On-Resistance.
- Low Gate Threshold Voltage.
- Low Input Capacitance.
- Fast Switching Speed.
- Low Input/Output Leakage.

HF



### ORDERING INFORMATION

Type No.	Marking	Package Code
BSS7002DW	K7D	SOT-363

### MAXIMUM RATING @ Ta=25°C unless otherwise specified

Symbol	Parameter	Value	Units	
V <sub>ESD</sub>	Electrostatic discharge voltage Human Body Model	±2	kV	
V <sub>DSS</sub>	Drain-Source voltage	60	V	
V <sub>GSS</sub>	Gate -Source voltage	±20	V	
I <sub>D</sub>	Drain current	-continuous -Pulsed	±300 ±800	mA mA
I <sub>S</sub>	Source current	-continuous -Pulsed	200 0.8	mA A
P <sub>D</sub>	Power Dissipation	200	mW	
R <sub>θJA</sub>	Thermal Resistance, Junction to Ambient	625	°C/W	
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature	-65 to +150	°C	

## N-Channel Logic Level Enhancement Mode Field Effect Transistor BSS7002DW

### ELECTRICAL CHARACTERISTICS @ Ta=25°C unless otherwise specified

Parameter	Symbol	Test conditions	MIN	TYP	MAX	UNIT
Gate leakage current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$			$\pm 10$	$\mu A$
Forward voltage	$V_{SD}$	$I_S=300mA, V_{GS}=0V$			1.2	V
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS}=0V, I_D=250\mu A$	63			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_{DS}=250\mu A$	1.1		2.4	V
Drain cutoff Current	$I_{DSS}$	$V_{DS}=60V, V_{GS}=0V$			0.06	$\mu A$
Drain-source on-state resistance	$R_{DS(on)}$	$I_D=500mA, V_{GS}=10V$			2.5	$\Omega$
		$I_D=50mA, V_{GS}=5V$			3	
Forward transfer admittance	$ Y_{fs} $	$V_{DS}=10V, I_D=200mA$	80			mS
Input capacitance	$C_{ISS}$	$V_{DS}=10V, V_{GS}=0V, f=1.0MHz$			50	pF
Output capacitance	$C_{OSS}$				25	
Reverse transfer capacitance	$C_{RSS}$				5	
Turn-On Delay Time	$t_{D(ON)}$	$V_{DD}=30V, I_D=150mA,$ $R_L=200\Omega, V_{GS}=10V,$ $R_{GEN}=25\Omega$		6		ns
Rise time	$t_R$			5		ns
Turn-Off Delay Time	$t_{D(OFF)}$			25		ns
Fall time	$t_F$			80		ns
Total gate charge	$Q_g$	$V_{DD}=30V, V_{GS}=10V$ $I_D=200mA$		3	6	nC
Gate-source charge	$Q_{gs}$			0.6		nC
Gate-drain charge	$Q_{gd}$			0.5		nC

# N-Channel Logic Level Enhancement Mode Field Effect Transistor BSS7002DW

TYPICAL CHARACTERISTICS @  $T_a=25^\circ\text{C}$  unless otherwise specified




Fig. 1 Typical Output Characteristics




Fig. 2 Typical Transfer Characteristics




Fig. 3 Gate Threshold Voltage vs. Channel Temperature




Fig. 4 Static Drain-Source On-Resistance vs. Drain Current




Fig. 5 Static Drain-Source On-Resistance vs. Drain Current





Fig. 6 Static Drain-Source On-Resistance vs. Gate-Source Voltage

## N-Channel Logic Level Enhancement Mode Field Effect Transistor BSS7002DW


### PACKAGE OUTLINE

Plastic surface mounted package

SOT-363



### SOLDERING FOOTPRINT



### PACKAGE INFORMATION

Device	Package	Shipping
BSS7002DW	SOT-363	3000/Tape&Reel